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Abstract. Circuits play a fundamental role in the theory of linear programming
due to their intimate connection to algorithms of combinatorial optimization and the
efficiency of the simplex method. We are interested in better understanding the prop-
erties of circuit walks in integral polyhedra. In this paper, we introduce a hierarchy
for integral polyhedra based on different types of behavior exhibited by their circuit
walks. Many problems in combinatorial optimization fall into the most interesting
categories of this hierarchy – steps of circuit walks only stop at integer points, at
vertices, or follow actual edges. We classify several classical families of polyhedra
within the hierarchy, including 0/1-polytopes, polyhedra defined by totally unimodu-
lar matrices, and more specifically matroid polytopes, transportation polytopes, and
partition polytopes. Finally, we prove three characterizations of the simple polytopes
that appear in the bottom level of the hierarchy where all circuit walks are edge
walks, showing that such polytopes constitute a generalization of simplices and par-
allelotopes.
Keywords: edge walks, circuit walks, diameter, linear programming, integer programming,
total unimodularity
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1 Introduction
The search for a polynomial pivot rule for the simplex method is one of the fundamental
open questions in linear programming. It motivates the studies of the combinatorial and
circuit diameters of polyhedra. The combinatorial diameter of a polyhedron refers to the
maximum number of steps needed to connect any pair of vertices by an edge walk. It is a
lower bound on the best-case performance of the simplex method – in particular, a family
of n-dimensional polyhedra with f facets whose diameter is super-polynomial in f and n
would disprove the existence of a polynomial pivot rule for the simplex algorithm. While
this is a classical field of study, there remain many open questions.
One of the attempts to gain a better understanding of the behavior of edge walks is the
study of circuit walks and the associated circuit diameters. These generalize the concept of
walking along the edges of a polyhedron to walking along its circuits. Whereas the famous
Hirsch Conjecture is false in general [20,25], the analogous Circuit Diameter Conjecture [8],
which asks whether the circuit diameter of a polyhedron is bounded by f −n, remains open
[11,26].
We introduce some notation [8,9]: Given a polyhedron P = {x ∈ Rn : Ax = b, Bx ≤ d},
the set of circuits of P , denoted C(A,B), consists of those g ∈ ker(A) \ {0} normalized
to coprime integer components for which Bg is support-minimal over the set {Bx : x ∈
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ker(A) \ {0}}. Circuits also appear as elementary vectors in the literature [24]. It can be
shown that the set of circuits consists of all potential edge directions of P as the right-hand
side vectors b and d vary [17]. Note that C(A,B) is dependent on the representation of a
polyhedron. When a polyhedron is not given through an H-representation, we assume that
its set of circuits corresponds to that of a minimal representation; i.e., that each constraint
appears as a facet.
The directions of C(A,B) can be used to traverse P via a circuit walk :
Definition 1 (Circuit Walk). Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be a polyhedron. For
two vertices v(1),v(2) of P , we call a sequence v(1) = y(0), . . . ,y(k) = v(2) a circuit walk
of length k if for i = 0, . . . , k − 1 we have:
1. y(i) ∈ P ,
2. y(i+1) = y(i) + αig
(i) for some g(i) ∈ C(A,B) and αi > 0, and
3. y(i) + αg(i) is infeasible for all α > αi.
If y(i) is a vertex of P for i = 0, . . . , k, we call the circuit walk a vertex walk. If y(i) has
integer components for i = 0, . . . , k, we call the circuit walk integral (and non-integral
otherwise).
Informally, circuit walks travel from an initial vertex to a terminating vertex by following
circuit directions and taking steps of maximal length. In particular, these steps may go
through the interior of P .
Further, as a generalization of the edge directions, C(A,B) provides an optimality cer-
tificate for any linear program over P [17]. Thus, there are many settings in mathematical
programming in which algorithms construct circuit walks by taking augmenting steps along
circuits [1,2,3,13,15,16,18]. For example, the computation of an improving circuit direction
is a viable approach for dealing with highly degenerate vertices in the simplex method [16].
Additionally, an augmentation scheme along so-called greedy circuit directions takes only
polynomially many steps [13,18]. The challenge here lies in finding a greedy circuit direction
– it is open whether this can be done in polynomial time. However, it is possible to efficiently
compute circuits for a steepest-descent augmentation scheme [13], which terminates in at
most |C(A,B)| steps and runs in strongly polynomial time for polyhedra defined by totally
unimodular matrices [12].
We are interested in the behavior of circuit walks constructed by such algorithms. We
are especially interested in circuit walks within integral polyhedra – those polyhedra whose
vertices have integer coordinates – due to the intimate relationship between circuits and
methods from combinatorial optimization [5,7,10,19]: Many algorithms for classical problems
from combinatorial optimization, such as transportation or network flow problems, can
be interpreted as circuit walks in the underlying polyhedra. For example, in the context
of a minimum-cost flow problem, circuits correspond to directed cycles in the associated
network. It follows that the minimum mean cycle-canceling algorithm serves as an efficient
implementation of the steepest-descent circuit augmentation scheme [13,16]. Graph-theoretic
interpretations of circuits can also be used to prove bounds on the circuit diameter of classical
polyhedra such as matching polytopes and the traveling salesman polytope [19].
By definition, a circuit walk in an integral polyhedron begins and ends at vertices. In
general, however, the intermediate steps of the walk need not travel along edges, terminate
at vertices, or even visit integral points. In this paper, we therefore define a hierarchy of
integral polyhedra based on which of these various behaviors appear in a polyhedron. We
contrast our approach with that of [6] in which different relaxations of Definition 1 (such
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as circuit walks that do not take maximal steps or that may even leave the polyhedron)
are used to define a hierarchy of circuit diameters. Our main results regarding the proposed
hierarchy are presented in Section 2.
Outline
First, in Section 2.1 we formally define the hierarchy and show that all of its levels are
distinct (Theorem 1). We also relate the hierarchy to an important challenge in the study
of circuit diameters: all circuit walks in a polyhedron are vertex walks if and only if all of
its circuit walks are reversible (Theorem 2). Short proofs are provided in Section 3.
Next, in Section 2.2 we discuss the relationship between the hierarchy and two well-
known families of integral polyhedra: 0/1-polytopes and those defined by totally unimod-
ular matrices (or TU polyhedra). We show that circuit walks in general 0/1-polytopes can
exhibit any behavior. However, we prove that all circuit walks in TU polyhedra are integral
(Theorem 3), which implies that all circuit walks in TU 0/1-polytopes are vertex walks
(Corollary 1). We classify examples of these polyhedra within the hierarchy (Theorem 4):
matroid polytopes, transportation polyhedra, and so-called bounded-size and fixed-size par-
tition polytopes. These results, which include a characterization of the edges and circuits of
the bounded-size partition polytope, are proven in Sections 4 and 5.
Finally, in Section 2.3 we provide several characterizations of the simple polytopes in
which all circuit walks are necessarily edge walks (Theorems 5 to 7). We show that such poly-
topes constitute a highly-symmetric generalization of the simplex and the n-parallelotope
which we call the (n, d)-parallelotope. Proofs for these results are given in Section 6.
2 Results
2.1 A Hierarchy of Integral Polyhedra
We begin with the introduction of a hierarchy for integral polyhedra based on the behavior
of their circuit walks. In particular, we classify a polyhedron according to the types of
intermediate points which are reachable via circuit walks. See Figure 2 for a visualization
of the hierarchy.
The levels of the hierarchy are successively more restrictive. At the top, least-restrictive
level of the hierarchy are integral polyhedra with general circuit walk (GCW ) behavior
– namely, their circuit walks may be non-integral. Below this are ICW polyhedra: inte-
gral polyhedra in which all circuit walks are necessarily integral. This is followed by VCW
polyhedra: integral polyhedra in which all circuit walks are vertex walks. The bottom, most-
restrictive level consists of ECW polyhedra in which the only circuit walks are edge walks.
Low-dimensional examples of polyhedra from each level of the hierarchy are given in Fig-
ure 1. The behaviors of the circuit walks in these polyhedra yield our first result, formally
proven in Section 3.1.
Theorem 1. All integral polyhedra fall into the hierarchy based on circuit walk behavior
depicted in Figure 2. The four levels of the hierarchy – GCW, ICW, VCW, and ECW
polyhedra – are distinct.
The location of a polyhedron within this hierarchy has strong implications on the be-
havior of a circuit augmentation scheme when applied to the polyhedron. The middle levels
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y(0)
y(2)
y(1)
(a) A GCW polyhedron with a non-
integral circuit walk.
y(0)
y(1)
y(2)y(3)
y(4)
y(5)
(b) An ICW polyhedron in which all cir-
cuit walks are integral.
y(0) y(1)
y(2) y(3)
y(4)
(c) A VCW polyhedron in which all cir-
cuit walks are vertex walks.
y(0) y(1)
y(2)y(3)
(d) An ECW polyhedron in which all cir-
cuit walks are edge walks.
Fig. 1: Two-dimensional examples of polyhedra from each level of the hierarchy.
of the hierarchy ensure that the algorithm will only visit either integral points or vertices of
the polyhedron. At the bottom level, any circuit augmentation scheme is necessarily some
variation of the simplex method.
We can also connect this hierarchy to one of the biggest challenges in the study of circuit
diameters: Unlike edge walks, circuit walks are not necessarily reversible [8]. For example,
reversing the walks depicted in Figures 1a and 1b does not yield maximal circuit walks.
However, as depicted in Figure 2 and proven in Section 3.2, the hierarchy characterizes the
polyhedra in which all circuit walks are reversible:
Theorem 2. All circuit walks in a polyhedron are reversible if and only if all circuit walks
in the polyhedron are vertex walks.
GCW Polyhedra
ICW Polyhedra
VCW Polyhedra
ECW Polyhedra
Integral Polyhedra
Reversible Circuit Walks
Fig. 2: A hierarchy for integral polyhedra based on the behavior of their circuit walks. The
VCW level is equivalent to the polyhedra in which all circuit walks are reversible.
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2.2 0/1-polytopes and Totally Unimodular Matrices
Next, we discuss how two important families of polyhedra from combinatorial optimization
relate to the hierarchy: 0/1-polytopes and TU polyhedra.
0/1-polytopes are widely studied due to their relationship to classical combinatorial
optimization problems involving binary decisions. Their combinatorial diameter satisfies
the Hirsch Conjecture [22] and hence also the Circuit Diameter Conjecture.
We note that in general, circuit walks in 0/1-polytopes need not be integral. Consider
the example in Figure 3. The edge direction (1, 1, 0) is a circuit. However, when taking a step
in this direction starting at the vertex (0, 0, 0), we reach the non-integral midpoint ( 12 ,
1
2 , 0)
of an edge.
There are important classes of 0/1-polytopes from combinatorial optimization which
also exhibit GCW behavior. For example, matroid polytopes are a family of 0/1-polytopes
in which circuit walks need not be integral. Given a matroid M with ground set E and rank
function f , the matroid polytope P (f) associated with M is the convex hull of the incidence
vectors x ∈ {0, 1}E of the independent sets ofM . We use a common inequality representation
[28] to describe the possible behaviors of the circuit walks in P (f) in Section 5.1.
Another important class of integral polyhedra are those defined by totally unimodular
matrices – which we call TU polyhedra. These polyhedra are guaranteed to be integral for
any integral right-hand side, and are extensively studied due to appearing in transporta-
tion, assignment, and network flow problems. Their combinatorial (and circuit) diameter is
polynomially bounded [4,14] and linear programming over them is efficient [27].
We show that all TU polyhedra are in fact ICW. This suggests that any algorithm which
traverses such a polyhedron via a circuit walk has a combinatorial interpretation.
Theorem 3. Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be an integral polyhedron whose con-
straint matrix
(
A
B
)
is totally unimodular. Then all circuit walks in P are integral.
We provide a proof of Theorem 3 in Section 4, but we see another good way to prove
the claim from a careful extension of Proposition 3.3 in [23]. The merit of our approach is
that it provides a generalization to polyhedra in any representation and requires only basic
linear algebra.
Note that total unimodularity is not a necessary condition for the ICW property. This
can be observed in the polyhedra from Figures 1b and 1c, which can be represented via non-
TU constraint matrices. Additionally, total unimodularity is not a sufficient condition for the
VCW property. For instance, the transportation polytope, whose circuits are characterized
(0, 0, 0) (1, 0, 0)
(1, 1, 1)
(0, 0, 1)
(0, 1, 0)
Fig. 3: A 0/1-polytope in R3 with non-integral circuit walks.
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in [7], can have many non-vertex circuit walks. We discuss the behavior of these walks in
Section 5.2.
However, by combining Theorem 3 with the fact that all integral points in 0/1-polytopes
are vertices, we immediately see that all 0/1-polytopes defined by TU matrices are VCW.
Corollary 1. Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be an integral polyhedron whose con-
straint matrix
(
A
B
)
is totally unimodular. If P is a 0/1-polytope, then all circuit walks in P
are vertex walks.
One example of such a polytope is the bounded-size partition polytope PP (κ±), which
is associated with the partitioning of a set of n items into k clusters C1, ..., Ck where each
cluster Ci has an upper bound κ
+
i and a lower bound κ
−
i on its size. The vertices of PP (κ
±)
correspond to all feasible clusterings. In Section 5.3, we characterize the edges and the
circuits of this polytope. It then follows that although both circuit walks and edge walks in
PP (κ±) travel from vertex to vertex (and hence from clustering to clustering), the circuit
walks exhibit a more general behavior.
On the other hand, the related fixed-size partition polytope PP (κ) is a TU 0/1-polytope
associated with the partitioning of a set of n items into k clusters C1, ..., Ck where the size
of cluster Ci is fixed at κi [5]. In Section 5.4, we show that, unlike the bounded-size partition
polytope, all circuit walks in PP (κ) are in fact edge walks.
The examples from this section together imply an additional result. Namely, as proven
in Section 5, there exist well-known polyhedra from combinatorial optimization in each level
of the hierarchy from Section 2.1.
Theorem 4. There exist specific examples of integral polyhedra from combinatorial opti-
mization in each of the four distinct levels of the hierarchy based on circuit walk behavior.
In particular:
a) There exist matroid polytopes which are GCW but not ICW.
b) There exist transportation polytopes which are ICW but not VCW.
c) There exist bounded-size partition polytopes which are VCW but not ECW.
d) All fixed-size partition polytopes are ECW.
A visualization of the results from this section (along with the results from the upcoming
Section 2.3) in terms of the hierarchy is given in Figure 4.
GCW Polyhedra
ICW Polyhedra
VCW Polyhedra
ECW Polyhedra
0/1-polytopes
TU Polyhedra
TU 0/1-polytopes
(n, d)-parallelotopes
(simplices and parallelotopes)
Matroid Polytopes
Transportation Polytopes
Bounded-size Partition Polytopes
Fixed-size Partition Polytopes
Fig. 4: The results of Sections 2.2 and 2.3 in terms of the hierarchy from Section 2.1. The
left-hand side shows where well-known families of polyhedra belong in the hierarchy, and
the right-hand side gives specific examples from combinatorial optimization for each level.
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2.3 ECW Polyhedra
In this section we characterize the simple polytopes at the bottom level of the hierarchy in
which all circuit walks are edge walks. Our characterizations are quite restrictive and have
strong implications on the degenerate polytopes in the category as well. But surprisingly,
non-trivial examples of (degenerate) polyhedra from this category do appear in practice. We
provide an example – the fixed-size partition polytope – at the end of the section.
An n-dimensional polyhedron is said to be simple – or non-degenerate – if each vertex
belongs to exactly n facets. On the other hand, a degenerate polyhedron contains a vertex
belonging to more than n facets. Simple polyhedra are of interest in the study of diameters
as it suffices to only consider this class of polyhedra to bound the combinatorial diameter
of any n-dimensional polyhedron with a fixed number of facets [20]. While much harder to
prove, the same holds for circuit diameters [11].
The structure of simple polyhedra offers several useful characterizations of ECW poly-
topes. Our main result is that the only simple polytopes exhibiting this behavior are inti-
mately related to the highly-structured simplex and parallelotope.
Our first important tool is what we call elementary cones. Consider a full-dimensional
polyhedron P = {x ∈ Rn : Bx ≤ d} and the hyperplane arrangement in Rn consisting of
the hyperplanes Bix = 0 for each row Bi of B. These hyperplanes each contain the origin
and partition Rn into n-dimensional polyhedral cones with disjoint interiors. We call this
arrangement of hyperplanes the elementary arrangement of P and refer to the inclusion-
minimal n-dimensional cones in the arrangement as the elementary cones of P .
It is not difficult to see that elementary cones are generated by circuits (Lemma 5). We
use this fact to give a first characterization of simple ECW polytopes: the inner cones of
all vertices must be elementary cones. Recall that given a vertex v of a polyhedron P , the
inner cone I(v) of v is the cone consisting of all feasible directions at v with respect to P .
Theorem 5 (Elementary Cone Condition). Let P = {x ∈ Rn : Bx ≤ d} be a full-
dimensional, simple polytope. All circuit walks in P are edge walks if and only if for each
vertex v ∈ P , the inner cone I(v) is an elementary cone of P .
Next, we prove that all polytopes satisfying this elementary cone condition are highly
symmetric: the inner cones of vertices that do not share a facet are opposites of each other.
By imposing that this property transfers to vertices belonging to a common face (and stating
it with respect to the affine hull of the face), we obtain a second characterization. Given
a pair of vertices u,v of a polyhedron P , we let Puv denote the inclusion-minimal face of
P containing u and v and let Iuv(u), Iuv(v) denote the inner cones of u,v with respect to
Puv.
Theorem 6 (Symmetric Inner Cone Condition). Let P be a simple polytope given by a
minimal representation. All circuit walks in P are edge walks if and only if Iuv(u) = −Iuv(v)
for all pairs of vertices u,v in P .
Naturally, the symmetric inner cone condition of Theorem 6 is only satisfied by quite
symmetric polyhedra. One such example is the parallelotope of dimension n, also called the
n-parallelotope: a vertex-transitive polytope with n pairs of parallel, opposite facets and
2n vertices. Equivalently, an n-parallelotope is a zonotope generated by a set of n linearly
independent vectors in general position, which correspond to its edge directions. We show
that the only other polytopes satisfying the symmetric inner cone condition constitute a
generalization of the n-parallelotope which we call the (n, d)-parallelotope.
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Fig. 5: Examples of (n, d)-parallelotopes in R3. From left to right: The (3, 1)-parallelotope
(the 3-simplex), the (3, 2)-parallelotope, and the (3, 3)-parallelotope (the 3-parallelotope).
The (3, 2)-parallelotope is the only simple ECW polytope in R3 that is not a simplex or
parallelotope.
Definition 2 ((n, d)-parallelotope). Given d ∈ {1, ..., n}, an (n, d)-parallelotope is an
n-dimensional polytope with n+ d facets which satisfies the symmetric inner cone condition
and in which each vertex belongs to a d-parallelotope face.
Note that an (n, n)-parallelotope is simply an n-parallelotope and an (n, 1)-parallelotope
is an n-simplex. Other instances of (n, d)-parallelotopes, such as the (3, 2)-parallelotope
pictured in Figure 5, are highly symmetric hybrids of the simplex and the parallelotope. We
show that all (n, d)-parallelotopes are ECW (Lemma 9), which yields a final characterization.
Theorem 7. Let P be an n-dimensional, simple polytope given by a minimal representation.
All circuit walks in P are edge walks if and only if P is an (n, d)-parallelotope.
The proofs of Theorems 5 to 7 and the related Lemmas 5 to 9 in Section 6 provide further
insight into the structure of (n, d)-parallelotopes.
We comment on the two restrictions in our characterization: we only treat bounded and
simple polytopes. Since circuit walks are defined to start and terminate at a vertex, a circuit
walk in an unbounded polyhedron will never use a circuit direction from the recession cone.
However, the facets of the recession cone may still intersect with facets from the “bounded
part” of the polyhedron to introduce new circuits to be used in a circuit walk.
Additionally, the analysis of the inner cones in a degenerate ECW polyhedron becomes
significantly more challenging. Opposite inner cones need not completely mirror each other
as in Theorem 6 – instead the edge directions of one inner cone could be a superset or subset
of the directions of its opposite. Some of our results readily transfer to degenerate polytopes
– for example, all two-dimensional faces of (degenerate) ECW polytopes must be either
triangles or parallelograms. Despite this restrictive property, such polytopes do appear in
practice. As stated in Theorem 4, one example is the (highly) degenerate fixed-size partition
polytope (Section 5.4).
An extension of our characterization of simple ECW polytopes to all ECW polyhedra is
a natural but challenging next step for the presented line of research.
3 Proofs for Theorems 1 and 2
3.1 Proof of Theorem 1
We prove Theorem 1, which states that the levels in the hierarchy for integral polyhedra
based on circuit walk behavior – as depicted in Figure 2 – are distinct. Although the result
8
also follows from the more detailed Theorem 4, we provide a short proof here using low-
dimensional examples.
Proof (of Theorem 1). Recall the two-dimensional integral polyhedra from Figure 1, and
assume a minimal algebraic representation for each polyhedron. This implies that we can
characterize the set of circuits for each polyhedron based on its geometric properties; in par-
ticular, for two-dimensional polyhedra, all circuits appear as edge directions. It follows that
the set of circuits for the examples in Figures 1a to 1c is {±(1, 0),±(0, 1),±(1, 1),±(1,−1)}.
Consider first Figure 1a. Clearly, taking a maximal step in the circuit direction (1,−1)
from the point y(0) leads to the non-integral point y(1). Therefore, the polyhedron is GCW
but not ICW.
In Figure 1b, it is not difficult to observe via complete enumeration that, starting at any
vertex in the polyhedron and taking maximal steps along circuit directions, all reachable
points are indeed integral. However, some of these points – such as y(1), y(2), and y(4) –
need not be vertices. Hence the polyhedron is ICW but not VCW.
Similarly, in Figure 1c, only vertices are reachable from any starting vertex via maximal
circuit steps. However, some of these steps – such as that from y(0) to y(1) – need not travel
along edges. Thus, the polyhedron is VCW but not ECW.
Finally, assuming a minimal representation, the only circuits of the polyhedron in Fig-
ure 1d are {±(1, 0) ± (0, 1)}. It is then clear that, starting at any vertex, the only feasible
circuit steps must travel along edges. Hence, the polyhedron is ECW. 
3.2 Proof of Theorem 2
We prove Theorem 2, which states that all circuit walks in a polyhedron are reversible if
and only if all of its circuit walks are vertex walks.
Proof (of Theorem 2). First, let P be a polyhedron in which all circuit walks are vertex
walks and suppose there exists a circuit walk v(1) = y(0),y(1), ...,y(k) = v(2) in P that is
not reversible. Then the reversed walk y(k), ...,y(1) must not be maximal. In particular, let
i denote an index such that the step from y(i) to y(i−1) is not maximal. Thus, taking a
maximal step from y(i) along the direction y(i−1)−y(i) leads to some point z 6= y(i−1) in P .
However, this implies that y(i−1) can be expressed as a convex combination of z and y(i),
contradicting the fact that y(i−1) is a vertex of P .
Conversely, let P be a polyhedron which contains a circuit walk v(1) = y(0),y(1), ...,y(k) =
v(2) that is not a vertex walk. Then some step y(i) of the walk belongs to the strict interior
of a face F of P with dimension greater than zero. Since P is pointed, there exists a vertex u
in F . Furthermore, there exists a walk y(i) = z(0), z(1), ..., z(t) = u in F which uses only edge
directions of F and takes maximal steps. Hence, v(1) = y(0), ...,y(i) = z(0), z(1), ..., z(t) = u
is a circuit walk in P . This circuit walk is not reversible since y(i) belongs to the strict
interior of F and the circuit direction immediately following y(i) on the walk is an edge
direction of F . 
4 Proof of Theorem 3
The fact that TU polyhedra are ICW is not surprising since such a polyhedron has integral
vertices for any integral right-hand side. We present a complete proof for a general integral
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polyhedron of the form P = {x ∈ Rn : Ax = b, Bx ≤ d}. We note that this result can
be obtained in various ways – in particular, it can be achieved by solving a linear program
over a certain one-dimensional TU polyhedron. However, the upcoming Lemmas 1 and 2
follow from basic linear algebra and have additional useful implications [12]. We also refer
the reader to the intimately related and well-presented results surrounding Proposition 3.3
in [23], which apply to polyhedra in standard form.
We begin with an important property of circuits which is used in [12] and can be derived
from Proposition 1 in [19]. A short proof is included for the sake of completeness.
Lemma 1 ([12,19]). Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be a pointed polyhedron, let
g ∈ ker(A) with coprime integer components be given, and let B′ denote the maximal row-
submatrix of B such that B′g = 0. Then g is a circuit of P if and only if rank
(
A
B′
)
= n−1.
Proof. Suppose first that g is a circuit of P . Since P is pointed, rank
(
A
B′
) ≤ n − 1. If
rank
(
A
B′
)
< n− 1, there exist rows of B which can be added to B′ to form a row-submatrix
B′′ of B with rank
(
A
B′′
)
= n − 1. However, ker ( AB′′) is then generated by some y with
supp(By) ( supp(Bg), contradicting the fact that g is a circuit.
Conversely, if rank
(
A
B′
)
= n− 1 then ker (AB′) is generated by g. Hence, any y ∈ ker(A) \{0} satisfying supp(By) ⊆ supp(Bg) is a scalar multiple of g, implying that g is a circuit.

This property yields the following lemma, which generalizes Proposition 3.3 in [23] by
relating the components of a circuit g and the corresponding vector Bg to the maximum
absolute subdeterminant of the constraint matrices.
Lemma 2 ([23]). Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be a polyhedron and let g ∈ C(A,B)
be a circuit of P . Then maxi |gi| ≤ ∆ (M) and maxi |(Bg)i| ≤ ∆ (M), where M :=
(
A
B
)
and
∆(M) denotes the maximum absolute value of a subdeterminant of M .
Proof. Let B′ denote the maximal row-submatrix of B such that B′g = 0. By Lemma 1,
rank
(
A
B′
)
= n− 1. Consider the kernel of the matrix
MB′ =
 A 0B′ 0
B −I
 .
Any (x,y)T ∈ ker(MB′) must satisfy y = Bx in addition to Ax = 0 and B′x = 0. Since g
generates ker
(
A
B′
)
, it follows that ker(MB′) is one-dimensional and generated by (g, Bg)
T .
Cramer’s rule then yields
max
i
∣∣(g, Bg)Ti ∣∣ ≤ ∆
 A 0B′ 0
B −I
 = ∆(M).

As a corollary to Lemma 2, if
(
A
B
)
is totally unimodular then any circuit g ∈ C(A,B)
satisfies g ∈ {0, 1,−1}n and Bg ∈ {0, 1,−1}m. Theorem 3 now follows directly.
Theorem 3 Let P = {x ∈ Rn : Ax = b, Bx ≤ d} be an integral polyhedron whose con-
straint matrix
(
A
B
)
is totally unimodular. Then all circuit walks in P are integral.
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Proof. We may assume that the right-hand side vectors b and d are integral, for otherwise
either P would be empty or the components of d could be rounded up without changing
the polyhedron. Let x be any integral point in P and let g ∈ C(A,B) be a feasible circuit
direction at x. For any strict inequality (Bx)i < di at x, we must have (Bx)i ≤ di−1 since
B and d are integral. Applying a step with step size α = 1 in the circuit direction g, it
follows by Lemma 2 that (B(x + g))i = (Bx)i + (Bg)i ≤ (Bx)i + 1 ≤ di. Continuing in this
direction until an inequality becomes strict, we see that the stopping point x + αg must be
integral with integral step size α. 
5 Proof of Theorem 4
In this section we prove Theorem 4, which states that there exist well-known examples
of integral polyhedra in each of the four layers of the hierarchy based on circuit walk be-
havior. Namely, we show that there are matroid polytopes which are GCW but not ICW
(Section 5.1), that there are transporation polytopes which are ICW but not VCW (Sec-
tion 5.2), that there are bounded-size partition polytopes which are VCW but not ECW
(Section 5.3), and that all fixed-size partition polytopes are ECW (Section 5.4).
5.1 Matroid Polytopes
For a matroid M with ground set E and rank function f , the matroid polytope P (f) asso-
ciated with M can be represented as:
P (f) =
{
x ∈ RE : x ≥ 0,
∑
e∈S
xe ≤ f(S) ∀S ⊆ E
}
.
The vertices of P (f) consist of all x ∈ {0, 1}E that are incidence vectors of the independent
sets of M . Two vertices are adjacent if and only if they differ in exactly one coordinate
or they differ in exactly two coordinates while satisfying a certain quite technical ordering
relation [28].
We examine the behavior of circuit walks in P (f). The matrix B in the system Bx ≤ d
defining P (f) consists of the identity matrix and a submatrix corresponding to the con-
straints of the form
∑
e∈S xe ≤ f(S). A vector g ∈ RE \ {0} with coprime integer compo-
nents is a circuit of P (f) when Bg is support-minimal over {Bx : x ∈ RE \ {0}}. Note that
each positive and negative unit vector is therefore a circuit of P (f). Any circuit walk in P (f)
that exclusively uses these directions is an edge walk and can be interpreted as individually
adding/removing elements from an independent set of M . Additionally, the difference of any
two unit vectors is a circuit of P (f). Combinatorially, these circuits correspond to swapping
out some element of an independent set of M for another. A circuit walk which exclusively
uses these directions can traverse edges of P (f) when the adjacency conditions of [28] are
satisfied, but it is possible that the walk is only a vertex walk and not an edge walk.
Furthermore, a circuit walk in P (f) may be non-integral. Since P (f) is a 0/1-polytope,
only circuits from {0, 1,−1}E can be used in an integral circuit walk. However, P (f) has
many circuits outside this domain. For instance, if {1, 2, 3, 4} ⊆ E, consider the vector
g ∈ RE where:
ge =

2 if e = 1
−1 if e ∈ {2, 3, 4}
0 otherwise.
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To see that g is a circuit, note that for any S ( E containing {1} and some 2-set of {2, 3, 4},
we have
∑
e∈S ge = 0. However, for any nonzero y ∈ RE whose support is strictly contained
in the support of g, it can be shown that
∑
e∈S ye 6= 0 for some such subset S. Therefore,
g is indeed a circuit of P (f). If I := {2, 3, 4} is an independent set of M , then taking a step
in the direction of g starting at the corresponding vertex vI of P (f) leads to a non-integral
point in P (f). In fact, for any rank function f , if |E| ≥ 4 and if M contains any independent
set with size at least three, then a non-integral circuit walk can be constructed in P (f).
5.2 Transportation Polytopes
Given a set of m suppliers and n customers where u ∈ Zm+ gives the supply of each supplier
and v ∈ Zn+ gives the demand of each customer, the corresponding transportation polytope
P consists of all y ∈ Rmn that describe feasible commodity flow assignments from suppliers
to customers:
n∑
j=1
yij = ui, i = 1, ...,m
m∑
i=1
yij = vj , j = 1, ..., n
yij ≥ 0, i = 1, ...,m, j = 1, ..., n.
Given a feasible flow assignment y ∈ P , the support graph B(y) of y is the bipartite
graph with partite sets corresponding to the suppliers and customers in which there exists
an edge with weight yij between supplier i and customer j if and only if yij > 0. It can be
shown that any y ∈ P is a vertex of P if and only if B(y) is acyclic. Further, two vertices
are adjacent if and only if the union of the corresponding support graphs contains exactly
one cycle [21].
It follows that the circuits of P consist of all simple cyclical exchanges of flow among the
suppliers and customers [7]. Specifically, g ∈ Rmn is a circuit of P if and only if the support
of g corresponds to a cycle in the complete bipartite graph Km,n whose edges alternately
correspond to components 1 and −1 of g. Hence, for any y ∈ P , applying a step in a feasible
circuit direction from y corresponds to reducing weight along every other edge of some cycle
of Km,n while simultaneously increasing weight along the remaining edges of the cycle. The
step terminates once the weight of an edge in B(y) is reduced to 0.
Since the constraint matrix of P is totally unimodular, we know by Theorem 3 that all
circuit walks in P are integral. However, it need not hold that all circuit walks are vertex
walks. Equivalently, if x is a vertex of P and y is reached by a maximal circuit step from
x, then although B(x) is acyclic, it need not hold that B(y) is acyclic.
As an example, consider the transportation problem with suppliers s1, s2, s3 and cus-
tomers c1, c2, c3, where u = v = (1, 2, 2)
T . Then
x = (x11, x12, x13, x21, x22, x23, x31, x32, x33)
T = (0, 1, 0, 1, 0, 1, 0, 1, 1)T
is a vertex of P and g = (1,−1, 0,−1, 1, 0, 0, 0, 0)T is a circuit. However, after applying a
step in the direction of g from x we reach a solution whose support graph is cyclic, and thus
not a vertex. See Figure 6.
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s1
s2
s3
c1
c2
c3
(a) The acyclic support
graph B(x) for vertex x.
s1
s2
s3
c1
c2
c3
(b) A maximal circuit step
applied in the direction of g.
s1
s2
s3
c1
c2
c3
(c) The cyclic support
graph B(x + g) of the
resulting solution.
Fig. 6: A circuit step in a transportation polytope that does not lead to a vertex.
5.3 Bounded-size Partition Polytopes
Similar to the partition polytopes for fixed-size clusterings introduced in [5], the bounded-
size partition polytope PP (κ±) is associated with the partitioning of a set X = {x1, ..., xn}
of items into clusters C1, ..., Ck, where each cluster Ci must satisfy κ
−
i ≤ |Ci| ≤ κ+i given
κ−i , κ
+
i ∈ Z+. For i = 1, ..., k and j = 1, ..., n, let yij be a binary variable indicating whether
or not item xj is assigned to cluster Ci. Then PP (κ
±) is the 0/1-polytope defined by the
following system of constraints:
k∑
i=1
yij = 1 j = 1, ..., n
n∑
j=1
yij ≥ κ−i i = 1, ..., k
n∑
j=1
yij ≤ κ+i i = 1, ..., k
yij ≥ 0 i = 1, ..., k, j = 1, ..., n.
We note that this polytope is an instance of the bounded-shape partition polytope described
in [10] if X is the standard basis of Rn.
As the constraint matrix defining the polytope is totally unimodular and the right-hand
sides are integral, the vertices of PP (κ±) consist of those y ∈ {0, 1}kn corresponding to
feasible clustering assignments. As in [5] and [10], given two such assignments y1,y2, define
the clustering difference graph CDG(y1,y2) from y1 to y2 to be the directed graph with
nodes c1, ..., ck where an edge (ci, c`) with label xj is included if and only if y
1
ij = y
2
`j = 1
with i 6= `. Thus, the edges of CDG(y1,y2) give all single-item transfers necessary in order
to transform the clustering assignment of y1 into that of y2. An example of a simple CDG
is given in Figure 7.
A necessary condition for vertices y1,y2 of PP (κ±) to share an edge is that CDG(y1,y2)
is either a directed path or a directed cycle [10]. Here, we use clustering difference graphs
to provide a full characterization of both the edges and the circuits of PP (κ±).
To do so, given a pair of clustering assignments y1,y2, let C1 = (C11 , ..., C
1
k) be the
clustering of X associated with y1 and let C2 = (C21 , ..., C
2
k) be the clustering associated
with y2. We say that a node ci of CDG(y
1,y2) is free if κ−i < |C1i | < κ+i . Hence C1i may
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c1
c2 c3
c4 c5
c6
x1
x2
x3
x4
x5 x6
Fig. 7: A depiction of the clustering difference graph CDG(y1,y2) when y1 corresponds
to the clustering C1 = ({x1}, {x2}, {x3}, {x4}, {x5}, {x6}) and y2 corresponds to C2 =
({x4}, {x1}, {x2}, {x3}, {x6}, {x5}). The edges of CDG(y1,y2) describe the individual trans-
fers needed to change C1 into C2.
receive or give away some item of X and its size constraints will still be satisfied. Similarly,
we say that ci is saturated if κ
−
i < |C1i | = κ+i , that ci is depleted if κ−i = |C1i | < κ+i , and
that ci is fixed if κ
−
i = |C1i | = κ+i . Finally, we say that a directed graph D is a valid CDG at
y1 if there exists a vertex yi ∈ PP (κ±) such that D = CDG(y1,yi). The following lemma
characterizes the edges of PP (κ±).
Lemma 3. Let y1,y2 be a pair of vertices in PP (κ±). Then y1 and y2 share an edge in
PP (κ±) if and only if CDG(y1,y2) cannot be non-trivially decomposed into valid CDGs
at y1. Equivalently, y1 and y2 share an edge if and only if CDG(y1,y2) is a single edge, a
single directed path in which no interior vertices are free, or a single directed cycle in which
at most one vertex is free.
Proof. For the forward direction, assume that y1 and y2 are joined by an edge in PP (κ±)
and suppose for the purpose of contradiction that CDG(y1,y2) can be decomposed into
valid CDGs at y1: CDG(y1,y3), ..., CDG(y1,y`). Since y1 and y2 share an edge, there
exists a vector f ∈ Rkn such that fTy1 = fTy2 but fTv > fTy1 for any other vertex v of
PP (κ±). Specifically, it must hold that fTyi > fTy1 for i = 3, ..., `.
However, note that the clustering of y2 can be derived from that of y1 by independent
applications of the transfers given by each CDG(y1,yi). In other words, we have y2−y1 =
(y3 − y1) + · · ·+ (y` − y1). Thus
fT (y2 − y1) = fT (y3 − y1) + · · ·+ fT (y` − y1) > 0 + · · ·+ 0 = 0,
a contradiction.
Conversely, assume that CDG(y1,y2) cannot be decomposed in such a manner. See
Figure 8 for examples of possible structures for CDG(y1,y2) and their implications. Note
that if CDG(y1,y2) were anything other than a single path or cycle, it could be decomposed
into two valid CDGs at y1 by isolating a directed cycle or a maximal path from the remainder
of the graph. Further, if CDG(y1,y2) were a directed path with a free interior vertex ci, it
could be decomposed into two valid CDGs at y1 by splitting the graph at ci (Figure 8a).
Similarly, if CDG(y1,y2) were a directed cycle with at least two free vertices, we could split
CDG(y1,y2) into two directed paths at these vertices in order to form two valid CDGs
at y1 (Figure 8c). Hence, CDG(y1,y2) must meet the specifications of the lemma (as in
Figures 8b and 8d).
To show that y1 = (y111, ...,y
1
kn)
T and y2 = (y211, ...,y
2
kn)
T are joined by an edge in
PP (κ±), it suffices to find a vector f ∈ Rkn such that fTy1 = fTy2 < fTv for any other
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c1
c2
c3 (free)
c4
c5
(a) A case where CDG(y1,y2) can be decom-
posed by splitting the directed path at the free
vertex c3. Hence, y
1 and y2 do not share an
edge in PP (κ±).
c1
c2 (fixed)
c3 (depleted)
c4 (saturated)
c5
(b) A case where CDG(y1,y2) cannot be de-
composed into valid CDGs – any decomposition
contains a directed ci, cj-path in which either ci
is depleted/fixed or cj is saturated/fixed. Thus,
y1 and y2 share an edge in PP (κ±).
c1 (free)
c2
c3 (free)
c4
c5
(c) A case where CDG(y1,y2) can be decom-
posed by splitting the cycle at the free vertices
c1 and c3. So y
1 and y2 must not share an edge
in PP (κ±).
c1 (free)
c2 (fixed)
c3 (saturated)
c4 (depleted)
c5 (fixed)
(d) A case where CDG(y1,y2) cannot be de-
composed into valid CDGs by the same reason-
ing as in Figure 8b. So y1 and y2 share an edge
in PP (κ±).
Fig. 8: Structures for CDG(y1,y2) that can and cannot be decomposed into valid CDGs.
vertex v ∈ PP (κ±). Define such a vector f = (f11, ..., fkn)T by setting
fij =

0 if xj ∈ C1i ∩ C2i
0 if ci is fixed, free, or an endpoint, and xj is incident to ci in CDG(y1,y2)
−1 if ci is a saturated non-endpoint, and xj is incident to ci in CDG(y1,y2)
1 if ci is a depleted non-endpoint, and xj is incident to ci in CDG(y1,y2)
2n otherwise.
Hence, if α denotes the number of non-endpoint saturated vertices in the path or cycle of
CDG(y1,y2) and β denotes the number of non-endpoint depleted vertices in this component,
we have fTy1 = fTy2 = β − α.
Let v be any other vertex of PP (κ±) and let Cv = (Cv1 , ..., C
v
k ) denote its corresponding
clustering. If CDG(y1,v) contains any edge (ci, cj) not found in CDG(y
1,y2), then if x` is
the label of this edge, we have fj` = 2n and vj` = 1. Thus, since v has exactly n nonzero
components, we obtain fTv > n ≥ fTy1.
Therefore, we may assume that CDG(y1,v) is a subgraph of CDG(y1,y2). Given that
v is not equal to y1 or y2, it follows that CDG(y1,v) is a nontrivial proper subgraph of
CDG(y1,y2) and hence must be a collection of disjoint directed paths. Assume first that
CDG(y1,v) is a single directed ci, cj-path for some pair of vertices ci, cj . Then either ci is
a saturated non-endpoint of CDG(y1,y2) or cj is a depleted non-endpoint of CDG(y
1,y2).
In the former case, note that since |Cvi | < |C1i |, we have fTv ≥ β − (α− 1) > fTy1. In the
latter case, since |Cvj | > |C1j |, we have fTv ≥ (β + 1)− α > fTy1.
If CDG(y1,v) is a collection of directed paths, then we can decompose it into valid
clustering difference graphs CDG(y1,y3), ..., CDG(y1,y`) at y1 where each consists of a
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single directed path. Then, as before, it holds that fTyi > fTy1 for i = 3, ..., `. This implies
fT (v − y1) = fT (y3 − y1) + · · ·+ fT (y` − y1) > 0 + · · ·+ 0 = 0,
as desired. 
The circuits of PP (κ±) have a significantly simpler characterization than the edges: Two
vertices of PP (κ±) are joined by a circuit step if and only if the corresponding clustering
difference graph is a directed path or cycle.
Lemma 4. The circuits of PP (κ±) consist of those g ∈ {0, 1,−1}kn that describe a single
cyclical exchange or sequential movement of items among the clusters.
Proof. By Lemma 2, a circuit g of PP (κ±) satisfies g ∈ {0, 1,−1}kn. Furthermore, we have∑k
i=1 gij = 0 for j = 1, ..., n, implying that g describes some set of transfers among a
clustering of X – an entry gij = 1 implies that xj is added to cluster Ci, and gij = −1
implies that xj is removed from Ci. The inequality constraints By ≤ d for this polytope
consist of non-negativity constraints and cluster size constraints. Hence, the support of any
Bg consists of the support of g along with the indices of any clusters whose sizes are changed
by the transfers of g. It follows that Bg is support-minimal over all such transfers if and
only if no subset of the cluster size changes implied by g can be achieved by a proper subset
of the transfers of g.
Suppose that g describes a single cyclical exchange of items. Then no cluster sizes are
changed when applying the transfers of g, but applying any nontrivial subset of these trans-
fers results in at least two cluster size changes. Hence, g is a circuit of PP (κ±). Similarly,
if g describes a single sequential movement of items among the clusters (i.e. the CDG im-
plied by the transfers of g consists of a single directed path), then only two cluster sizes are
changed by the transfers of g. Any nontrivial subset of these transfers necessarily changes
the size of a third cluster. Hence, g is again a circuit of PP (κ±).
Conversely, suppose that g does not describe a single cyclical exchange or sequential
movement, and let D be a CDG whose transfers are described by g. If D contains a directed
cycle as a subgraph, the transfers given by this cycle are a proper subset of those given by g
that result in no cluster size changes. Hence, g must not be a circuit. If D is acyclic, D must
properly contain a maximal directed path D′. The only two clusters whose sizes are changed
as a result of the transfers of D′ correspond to the two endpoints of D′. By the maximality
of D′, the sizes of these two clusters are also changed by the transfers of g. Hence, g again
must not be a circuit of PP (κ±). 
By Corollary 1, we know that all circuit walks in PP (κ±) are vertex walks. However,
Lemmas 3 and 4 highlight the differences between edges and circuits in PP (κ±) and show
that its circuit walks can have much more general behavior than its edge walks.
5.4 Fixed-size Partition Polytopes
As a special class of transportation polytopes introduced in [5], the fixed-size partition
polytope PP (κ) is associated with the partitioning of a set X = {x1, ..., xn} of items into
clusters C1, ..., Ck where each cluster Ci has prescribed size κi ∈ Z+. Note that the well-
known Birkhoff polytope is an instance of this polytope for k = n and κi = 1 for i = 1, ..., n.
Further, PP (κ) is equivalent to the bounded-size partition polytope PP (κ±) of Section 5.3
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when κ−i = κ
+
i for i = 1, ..., k. However, we show here that PP (κ) has more restrictive
circuit walk behavior than PP (κ±).
For i = 1, ..., k and j = 1, ..., n, let yij be a binary variable indicating whether or not
item xj is assigned to cluster Ci. Then PP (κ) is the 0/1-polytope defined by the following
system of constraints:
n∑
j=1
yij = κi i = 1, ..., k
k∑
i=1
yij = 1 j = 1, ..., n
yij ≥ 0 i = 1, ..., k, j = 1, ...n.
As in Section 5.3, the vertices of PP (κ) consist of all feasible clustering assignments
y ∈ {0, 1}kn. Given two such assignments y1,y2, recall the definition of the clustering
difference graph CDG(y1,y2) from y1 to y2. It is shown in [5] that y1 and y2 are adjacent
in PP (κ) if and only if CDG(y1,y2) consists of a single directed cycle. This characterization
yields useful bounds on the combinatorial diameter of PP (κ).
We now characterize the circuits of PP (κ). Since it is an instance of the bounded-size
partition polytope, a circuit g of PP (κ) must satisfy the condition of Lemma 4: g describes
either a cyclical exchange or a sequential movement of items among the underlying clusters.
However, g must also satisfy
∑n
j=1 gij = 0 for i = 1, ..., k; that is, the set of transfers
described by g cannot change the size of any cluster. Therefore, g is a circuit of PP (κ) if
and only if g describes a cyclical exchange of items.
It follows that PP (κ) is ECW. If y1 is a vertex of PP (κ) and g is a feasible circuit
direction at y, taking a maximal step in the direction of g corresponds to applying a single
cyclical exchange of items. Hence, the resulting vertex y2 yields a clustering difference graph
CDG(y1,y2) consisting of a single directed cycle, implying that y1 and y2 indeed share an
edge in PP (κ).
6 Proof of Theorems 5 to 7
In this section we prove three characterizations of simple ECW polytopes. Recall the defini-
tions of elementary arrangements, elementary cones, and inner cones from Section 2.3. With-
out loss of generality, consider a full-dimensional polyhedron P = {x ∈ Rn : Bx ≤ d} given
by a minimal representation. (Note that any polyhedron P = {x ∈ Rn′ : Ax = b, Bx ≤ d}
can be expressed in this form with dimension n = n′ − rank(A) by using the equality
constraints to reduce the number of variables.) Recall that although the circuits of a poly-
hedron P are determined by its constraint system, a minimal representation ensures that
each constraint appears as a facet in P , allowing us to characterize the set of circuits of P
via its geometric properties. Our first observation is that elementary cones are generated by
circuits.
Lemma 5. Let P = {x ∈ Rn : Bx ≤ d} be full-dimensional polyhedron. A pointed cone
formed by the elementary arrangement of P is generated by circuits of P . Conversely, each
circuit of P is the intersection of n− 1 hyperplanes from the elementary arrangement.
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Proof. Let C be a cone from the elementary arrangement of P ; i.e., C can be represented
as C = {x ∈ Rn : B′x ≤ 0}, where B′ is a row-submatrix of B (with some rows possibly
scaled by -1). Since an extreme ray of C is formed by the intersection of n− 1 facets from
the system B′x ≤ 0, it follows from Lemma 1 that all such extreme rays are circuits of P .
Conversely, if g is a circuit of P , Lemma 1 yields a row-submatrix B′ of B with
rank(B′) = n − 1 such that B′g = 0. A set of n − 1 linearly independent rows from B′
then corresponds to a set of hyperplanes from the elementary arrangement whose intersec-
tion contains g. 
Note that if C = {x ∈ Rn : Dx ≤ 0} is an elementary cone of P generated by circuits
{g1, ...,gk}, its opposite −C = {x ∈ Rn : Dx ≥ 0} is also an elementary cone of P generated
by circuits {−g1, ...,−gk}. Theorem 5 relates the inner cones of a simple ECW polytope to
these elementary cones.
Theorem 5 (Elementary Cone Condition) Let P = {x ∈ Rn : Bx ≤ d} be a full-
dimensional, simple polytope. All circuit walks in P are edge walks if and only if for each
vertex v ∈ P , the inner cone I(v) is an elementary cone of P .
Proof. Suppose first P is ECW and let v be a vertex of P . The inner cone I(v) is generated
by the n circuits of P corresponding to the n edge directions incident to v. If I(v) is not
an elementary cone, there exists an elementary cone C of P strictly contained in I(v). By
Lemma 5, C is generated by at least n circuits of P . At least one of these circuits is different
from the n circuits generating I(v). However, this implies that I(v) contains a circuit that
is not an edge direction incident to v. Since P is bounded, this contradicts the fact that P
is ECW.
Conversely, suppose P is not ECW. Then for some vertex v ∈ P , the inner cone I(v)
contains a circuit g in addition to the n circuits which generate I(v). According to Lemma 5,
g is generated by n − 1 hyperplanes H1, ...,Hn−1 from the elementary arrangement of P .
Suppose that none of these hyperplanes intersect the interior of I(v) – i.e., suppose that
I(v) ∩ Hi is a face of I(v) for i = 1, ..., n − 1. This implies that the intersection I(v) ∩
H1 ∩ · · · ∩Hn−1 is also a face of I(v). However, this intersection must in fact be generated
by g, contradicting the fact that g is not an edge direction of I(v). Therefore, one of the
hyperplanes H1, ...,Hn−1 must intersect the interior of I(v), implying that I(v) is not an
elementary cone. 
Theorem 5 is a quite straightforward characterization of simple ECW polytopes. We
use it to prove a more descriptive characterization which we call the symmetric inner cone
condition. First, we show that this condition is a necessary property of any ECW polytope.
Recall that given a pair of vertices u,v of a polyhedron P , we let Puv denote the minimal
face of P containing u and v and let Iuv(u), Iuv(v) denote the inner cones of u,v with
respect to Puv.
Lemma 6. Let P = {x ∈ Rn : Bx ≤ d} be a full-dimensional, simple polytope whose only
circuit walks are edge walks. Then Iuv(u) = −Iuv(v) for all pairs of vertices u,v in P .
Proof. Let u,v be a pair of vertices in P , and let d := dim(Puv). If d = 1 and u shares an
edge with v in P , the result is trivial, so assume that d ≥ 2 and that u,v are not adjacent.
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Note that the direction v−u belongs to the inner cone Iuv(u) and that its opposite u−v
belongs to Iuv(v). By the definition of Puv, both of these directions belong to the strict
interiors of their respective cones, implying that the interior of Iuv(u) intersects the interior
of −Iuv(v). By Theorem 5, I(u) and I(v) are elementary cones of P . Hence, Iuv(u) and
Iuv(v) are elementary cones of Puv. Since their interiors intersect, we must have Iuv(u) =
−Iuv(v). 
To show that the symmetric inner cone condition of Lemma 6 is also a sufficient condition
for a polytope to be ECW, first suppose that P satisfies this condition while containing a
pair of vertices sharing no facets. It then must hold that P is a parallelotope, immediately
implying that all of its circuit walks are edge walks.
Lemma 7. Let P be an n-dimensional, simple polyhedron which satisfies Iuv(u) = −Iuv(v)
for all pairs of vertices u,v in P . If P contains a pair of vertices that shares no facets, then
P is an n-parallelotope.
Proof. The statement is straightforward for n ≤ 2, so assume n ≥ 3. Let u,v be a pair
of vertices in P that shares no facets. Hence, I(v) = −I(u). Note that this immediately
implies that P is a polytope since any extreme ray of P would have to belong to the two
n-dimensional cones I(u) and −I(u). Furthermore, the n facets containing u are parallel to
the n facets containing v. Let F denote this set of 2n facets which form an n-parallelotope
Q. Unless P contains a facet outside of F , we have P = Q.
So suppose that P contains facets outside of F . Some such facet F contains a vertex w
which is a neighbor of some vertex from Q. Such a vertex w must not also be a vertex of
Q itself, else it would be a degenerate vertex in P . Hence, w is formed by the intersection
of F with an edge e of Q, cutting off some vertex y ∈ Q from P . Note that if e is incident
to u, then w shares no facets with v and by assumption I(w) = −I(v). However, this then
implies I(w) = I(u), a contradiction. Hence, y must not be a neighbor of u. Similarly, y
must not be a neighbor of v.
Now, let F /∈ F be such a facet in P that cuts off a vertex y ∈ Q sharing the most facets
with u in Q, and let k denote the number of facets shared by y and u in Q. Since y must
not be adjacent to u in Q, we have k ≤ n − 2. We will show that there then exist three
vertices of P from Q which share more facets with u than y in Q such that y completes a
2-parallelotope with these three vertices. In order for P to satisfy the symmetric inner cone
condition, it must follow that y ∈ P , a contradiction.
In particular, let F1, ..., Fn denote the facets of Q incident to u and G1, ..., Gn de-
note the facets of Q incident to v. Assume F1, ..., Fk, Gk+1, ..., Gn are the facets incident
to y in Q. As Q is a parallelotope, the point x1 formed by the intersection of facets
F1, ..., Fk+1, Gk+2, ..., Gn is a vertex of Q. Since x1 shares more than k facets with u, it is
not cut off by any facet outside of F and is also a vertex of P . Similarly, the point x2 formed
by F1, ..., Fk+2, Gk+3, ..., Gn and the point x3 formed by F1, ..., Fk, Gk+1, Fk+2, Gk+3, ..., Gn
are vertices of P .
However, consider the two-dimensional face P ′ of P formed by the intersection of facets
F1, ..., Fk, Gk+3, ..., Gn. It holds that x1,x2,x3 are vertices of P
′. Further, vertices x1 and
x3 of P
′ share no facets in P ′, so in order for the symmetric inner cone condition to be
satisfied, P ′ has to be a 2-parallelotope. The vertex opposite of x2 in P ′ must then be y,
but this contradicts y /∈ P . Therefore, no such facet F exists in P , implying that all facets
of P belong to F and thus P = Q. 
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Next, we prove that if a polytope P satisfies the symmetric inner cone condition of
Lemma 6 but does not necessarily contain a pair of vertices sharing no facets as in Lemma 7,
then P must be a highly symmetric generalization of the parallelotope: the (n, d)-parallelotope.
Recall Definition 2 and the surrounding discussion in Section 2.3. If k denotes the minimum
number of facets shared by any pair of vertices in P , we show that P must be an (n, n− k)-
parallelotope.
Lemma 8. Let P be an n-dimensional, simple polytope that satisfies Iuv(u) = −Iuv(v) for
all pairs of vertices u,v in P . Then P is an (n, n−k)-parallelotope, where k is the minimum
number of facets shared by any pair of vertices in P .
Proof. If k = 0, Lemma 7 implies that P is a parallelotope, so assume k ≥ 1 and let u,v be
a pair of vertices in P that shares exactly k facets. Note that Puv is the intersection of the
k facets shared by u and v. Hence, Puv is an (n − k)-dimensional polytope satisfying the
symmetric inner cone condition in which u and v share no facets. By Lemma 7, Puv is an
(n− k)-parallelotope.
Next, note that P has at least 2n− k facets: the k facets shared by u and v, the n− k
facets containing u but not containing v, and the n − k facets containing v but not u.
Let F denote this set of 2n − k facets. By the structure of Puv, each vertex of Puv is the
intersection of n of these facets. In fact, we show that these are the only facets of P .
First, suppose that P contains some facet F /∈ F that intersects one of the edges of P
that leave Puv. This intersection forms a vertex w that shares an edge with some vertex
u′ ∈ Puv. Since Puv is a parallelotope, there exists a vertex v′ ∈ Puv that shares no facets
with u′ in Puv. Thus, the only facets shared by u′ and v′ in P are the k facets forming Puv.
However, since v′ must not be contained in F , this implies that w and v′ share only k − 1
facets in P , a contradiction with the choice of k.
Therefore, no facet outside of F intersects any of the edges leaving Puv in P . Hence,
since P is bounded, every edge that leaves Puv hits some facet of F . Additionally, the
vertex w formed by this intersection shares exactly k facets with some vertex of the (n−k)-
parallelotope Puv. Namely, if u′ again denotes the neighbor of w in Puv and v′ is the vertex
of Puv sharing exactly k facets with u′ in P , then w also shares exactly k facets with v′
in P : k − 1 of the facets forming Puv and one facet incident to v′ but not u′ in P . Thus,
the face Pwv
′
of P is an (n− k)-parallelotope formed by the facets of F which contains the
vertex w.
Proceeding inductively on combinatorial distance from Puv, we see that all vertices of
P belong to some (n− k)-parallelotope face of P formed by the facets of F . Therefore, the
only facets of P are those of F . It follows that P is an (n, n− k)-parallelotope. 
An n-parallelotope P given by a minimal representation has only n circuit directions:
the directions of its n classes of parallel edges. Hence, it is quite clear that P is ECW. We
show in the following lemma that this result generalizes to (n, d)-parallelotopes.
Lemma 9. All circuit walks in an (n, d)-parallelotope given by a minimal representation
are edge walks.
Proof. Let P be an (n, d)-parallelotope given by a minimal representation. By Theorem 5,
it suffices to show that the inner cone of each vertex in P is an elementary cone. Thus,
suppose for the purpose of contradiction that the inner cone of a vertex v ∈ P is not an
elementary cone. Then there exists a facet F of P with corresponding inequality bTx ≤ δ
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such that the parallel hyperplane H0 = {x ∈ Rn : bTx = 0} divides the inner cone I(v)
into two n-dimensional cones. In particular, an edge of I(v) leaves H0 on either side of H0.
If this were not the case, the corresponding hyperplanes of all facets of P would intersect
I(v) within a proper face of I(v), implying that I(v) is an elementary cone.
Therefore, consider the hyperplane H = {x ∈ Rn : bTx = bTv} which is parallel to F
and incident to v. Then there exist edges incident to v in P that leave H on either side of
H. Namely, since P is simple, there exist facets F1 and F2 incident to v such that the edge
e1 leaving F1 at v leads to a vertex z1 satisfying b
T z1 < b
Tv, and the edge e2 leaving F2
at v leads to a vertex z2 satisfying b
T z2 > b
Tv.
Since P is an (n, d)-parallelotope, v belongs to a d-parallelotope face of P and there
exists a vertex u in this face sharing exactly n− d facets with v. Further, since v /∈ F and
P has only n+ d facets, we must have u ∈ F .
Now suppose u belongs to neither F1 nor F2. Then the edges e1 and e2 must be two of
the d edges incident to v in Puv since F1 and F2 are not among the n − d facets shared
between u and v. We will say that an edge with direction e is parallel to a facet with normal
b if and only if bTe = 0. Hence, neither of the edges e1 and e2 are parallel to F . However,
in order to satisfy the symmetric inner cone condition Iuv(v) = −Iuv(u), there must exist
a pair of edges incident to u in Puv which are parallel to e1 and e2. This contradicts the
fact that since P is simple, only one of the n edges incident to u is not parallel to F .
Therefore, u must belong to at least one of F1 and F2. If u belongs to both F1 and F2,
we may take a step along the edge incident to u that leaves F2 to reach a new vertex in
F1 sharing exactly n − d facets with v. Hence, there always exists a vertex sharing n − d
facets with v that is incident to precisely one of F1 and F2. Without loss of generality we
will assume u ∈ F1 and u /∈ F2.
There exists an edge incident to u that leaves F1 and intersects some facet G of P at a
vertex w. Recall that u ∈ F , so since the edge between u and w does not leave F , we also
have w ∈ F . As in the proof of Lemma 8, w shares exactly n− d facets with v in P . Hence,
if G is not F2, it holds that w is a vertex in F belonging to neither F1 nor F2, and we again
obtain the above contradiction. Thus, we may assume G = F2 and therefore w ∈ F2.
Since v shares exactly n−d facets with w in the (n, d)-parallelotope P , the face Pwv is a
d-parallelotope. Because w /∈ F1, the edge e1 incident to v is contained in Pwv. Furthermore,
since w ∈ F while v /∈ F , it holds that Pwv∩F is a facet of Puv. Note that in a parallelotope,
the only edges that are not parallel to a given facet must intersect that facet. The edge e1
is not parallel to F , so it must not be parallel to any of its lower dimensional faces. Thus,
e1 is not parallel to the facet P
wv ∩ F of Pwv, implying that e1 intersects Pwv ∩ F . This
yields z1 ∈ F .
Similarly, if we consider the edge e2 in the d-parallelotope P
uv, we see that z2 ∈ F .
However, this would imply that bTv > bT z1 = δ = b
T z2 > b
Tv, a contradiction. 
Theorems 6 and 7 now follow directly from Lemmas 6, 8 and 9. If a simple polytope is
ECW, then the symmetric inner cone condition must be satisfied, implying that the polytope
is an (n, d)-parallelotope. Conversely, any simple polytope that satisfies the symmetric inner
cone must be an (n, d)-parallelotope, which then implies the ECW property if the polytope
is given by a minimal representation.
21
Acknowledgments
Borgwardt gratefully acknowledges support through an ORS Large Grant at the University
of Colorado Denver and the Collaboration Grant for Mathematicians “Polyhedral Theory
in Data Analytics” of the Simons Foundation.
References
1. A. Bachem and W. Kern. Linear Programming Duality: An Introduction to Oriented Matroids.
Universitext. Springer-Verlag, 1984.
2. A. Bjo¨rner, M. Las Vergnas, B. Sturmfels, N. White, and G. Ziegler. Oriented Matroids.
Cambridge University Press, 1999.
3. R. G. Bland. New finite pivoting rules for the simplex method. Mathematics of Operations
Research, 2(2):103–107, 1977.
4. N. Bonifas, M. Di Summa, F. Eisenbrand, N. Ha¨hnle, and M. Niemeier. On sub-determinants
and the diameter of polyhedra. Discrete & Computational Geometry, 52(1):102–115, Jul 2014.
5. S. Borgwardt. On the diameter of partition polytopes and vertex-disjoint cycle cover. Mathe-
matical Programming, Ser. A, 141(1):1–20, 2013.
6. S. Borgwardt, J. A. De Loera, and E. Finhold. Edges vs circuits: a hierarchy of diameters in
polyhedra. Advances in Geometry, 16(4):511–530, 2016.
7. S. Borgwardt, J. A. De Loera, E. Finhold, and J. Miller. The hierarchy of circuit diameters
and transportation polytopes. Discrete Applied Mathematics, 240:8–24, 2018.
8. S. Borgwardt, E. Finhold, and R. Hemmecke. On the circuit diameter of dual transportation
polyhedra. SIAM Journal on Discrete Mathematics, 29(1):113–121, 2016.
9. S. Borgwardt, E. Finhold, and R. Hemmecke. Quadratic diameter bounds for dual network
flow polyhedra. Mathematical Programming, Ser. A, 159(1-2):237–251, 2016.
10. S. Borgwardt and F. Happach. Good Clusterings Have Large Volume. Operations Research,
67(1):215–231, 2019.
11. S. Borgwardt, T. Stephen, and T. Yusun. On the circuit diameter conjecture. Discrete &
Computational Geometry, 60(3):558–587, 2018.
12. S. Borgwardt and C. Viss. A polyhedral model for enumeration and optimization over the set
of circuits. Discrete Applied Mathematics, in press, 2019.
13. J. A. De Loera, R. Hemmecke, and J. Lee. On augmentation algorithms for linear and integer-
linear programming: from Edmonds-Karp to Bland and beyond. SIAM Journal on Optimiza-
tion, 25(4):2494–2511, 2015.
14. M. Dyer and A. Frieze. Random walks, totally unimodular matrices, and a randomised dual
simplex algorithm. Mathematical Programming, 64:1–16, 1994.
15. K. Fukuda and T. Terlaky. Criss-cross methods: A fresh view on pivot algorithms. Mathematical
Programming, Ser. B, 79(1-3):369–395, 1997.
16. J. B. Gauthier, J. Desrosiers, and M. Lu¨bbecke. Decomposition theorems for linear programs.
Operations Research Letters, 42(8):553–557, 2014.
17. J. E. Graver. On the foundation of linear and integer programming I. Mathematical Program-
ming, 9:207–226, 1975.
18. R. Hemmecke, S. Onn, and R. Weismantel. A polynomial oracle-time algorithm for convex
integer minimization. Mathematical Programming, Ser. A, 126:97–117, 2011.
19. S. Kafer, K. Pashkovich, and L. Sanita`. On the circuit diameter of some combinatorial poly-
topes. SIAM Journal on Discrete Mathematics, 33(1):1–25, 2017.
20. V. Klee and D. Walkup. The d-step conjecture for polyhedra of dimension d < 6. Acta
Mathematica, 133:53–78, 1967.
21. V. Klee and C. Witzgall. Facets and vertices of transportation polyhedra. In Mathematics of
the decision sciences, pages 257–282. American Mathematical Society, 1968.
22
22. D. Naddef. The Hirsch Conjecture is true for (0, 1)-polytopes. Mathematical Programming,
45(1):109–110, 1989.
23. S. Onn. Nonlinear Discrete Optimization. Zurich Lectures in Advanced Mathematics. European
Mathematical Society, 2010.
24. R. T. Rockafellar. The elementary vectors of a subspace of RN . In Combinatorial Mathematics
and its Applications, pages 104–127. University of North Carolina Press, 1969.
25. F. Santos. A counterexample to the Hirsch conjecture. Annals of Mathematics, 176(1):383–412,
2011.
26. T. Stephen and T. Yusun. The circuit diameter of the Klee-Walkup polyhedron. Electronic
Notes in Discrete Mathematics, 49:505–512, 2015.
27. E. Tardos. A strongly polynomial algorithm to solve combinatorial linear programs. Operations
Research, 34(2):250–256, 1986.
28. D. M. Topkis. Adjacency on polymatroids. Mathematical Programming, 30(2):229–237, 1984.
23
